Oxford AQA International A-level · Computer Science (9645)

Hardware and software:練習問題

その場で採点される選択問題 5 問と、解説つきの記述問題 5 問。すべて「Hardware and software」からの出題です。

10 問26 無料・登録不要
問 1
1

System software includes operating systems, utility programs, libraries, and translators. Which of the following is typically classified as a utility program?

問 2
1

What is the key difference between a compiler and an interpreter in terms of translating and executing high-level language source code?

問 3
1

Intermediate languages, such as Java bytecode, are often produced as the output of some compilers. Which statement accurately describes the primary reason for using an intermediate language in this context?

問 4
1

Which statement best describes the fundamental relationship between hardware and software in a computer system?

問 5
1

In the study of computer systems, hardware and software are distinct but interdependent categories. According to the standard definitions, which statement best defines software?

問 6
3

Identify one function of a utility program and provide a specific example.

まず自分で答えを書いてから、解説と照らし合わせましょう。

問 7
3

Describe the main function of the Control Unit (CU) within the processor.

まず自分で答えを書いてから、解説と照らし合わせましょう。

問 8
5

Describe the specific role of the address bus, data bus, and control bus in facilitating communication between internal computer components.

まず自分で答えを書いてから、解説と照らし合わせましょう。

問 9
4

A computer circuit uses Boolean logic to control a process. The resulting Boolean expression for the output X is given by:
\(X = (A \cdot B) + \bar{A} \cdot (A + B)\)

(a) Use Boolean identities to simplify the expression for X as far as possible.

(b) Draw the logic gate circuit for the simplified expression found in part (a).

(c) State the two forms of De Morgan's laws using the Boolean variables P and Q.

まず自分で答えを書いてから、解説と照らし合わせましょう。

問 10
6

The processor uses the Fetch-Execute Cycle to run machine code programs.

(a) Outline the three main stages of the Fetch-Execute cycle (F-E cycle) and state what occurs during each stage.

(b) Explain the specific role of the Program Counter (PC) and the Memory Address Register (MAR) during the Fetch stage of the F-E cycle.

(c) Explain the purpose of an Interrupt Service Routine (ISR) and identify the part of the volatile environment that must be saved when an interrupt is serviced.

まず自分で答えを書いてから、解説と照らし合わせましょう。

※ thinkaのコンテンツはAIにより生成されているため、内容が正確でない場合があります。補助教材としてご使用いただき、公式の教材と合わせてご確認ください。

模範解答は見ました。次はあなたの答案を採点します。

このページは良い答案の形を示せますが、あなたの答案に何が足りないかは教えられません。thinka は実際の採点基準に沿って記述答案を約 15 秒で採点します。

同じような問題をもっと解きたい?このトピックの新しい問題を、解きながら採点。

練習を始める